CMS Pixel ROC PSI46 V2 Summary Of Tests Description, Selection Criteria

Cristian Gingu, Boris Baldin
Fermi National Accelerator Laboratory, Batavia, IL 60510
- March 2006 -

Introduction

This document is a summary list of on wafer test performed on PSI46V2 chip and selection criteria used. For in-depth details please check any of the following documents in FPIX data base: 776, 606, 542, 444, 443, 442, 429, 428, 329, 331, 326, 325, 324, 323, 322 and 233.

1. Testing program review

The same hardware and software instruments as in previous test reports will be used for future wafer test. The overall testing program flow is presented below.

- 1. Interface board setup I2C address, frequency, CAL, TRIG, TOKEN delays. Power on PSI46V2 chip and issue ROC RESET pulse.
- 2. Measure misc. supply currents and voltages 'before setup'.
- 3. Download chip configuration program all DAC registers with default values and set all pixel enable bits and set all pixel trim bits to 0x08.
- 4. Measure misc. supply currents and voltages 'after setup'.
- 5. Do token out test.
- 6. Do I2C test.
- 7. Do I-V curve test for Vana DAC register to set Iana=24mA+-1mA.
- 8. Do DAC registers' linearity test.
- 9. Do Vcaldel and Vthcomp scan to find optimal values.
- 10. Do Vcal and MaskTrim loop test for each of the 4160 pixels.
- 11. Do data buffer test for each double column.
- 12. Do time stamp buffer test for each double column.
- 13. Do WBC test.

All tests are executed in this order, regardless of the results of previous tests, with the following exceptions:

- 1. In step 4, if the digital or the analog current supply are <5mA or >55mA the chip testing is aborted.
- 2. In step 5 if token out test fails the chip testing is aborted.

A FailCode integer number (18bits in binary) is associated with each chip for qualification. FailCode's bits are set if one of the above tests fails, as follows:

Bit 0 is set when digital supply current is too low.

Bit 1 is set when digital supply current is too high.

Bit 2 is set when analog supply current is too low.

Bit 3 is set when digital supply current is too high.

Bit 4 is set when DAC Linearity Test negative deviation is too low.

Bit 5 is set when DAC Linearity Test positive deviation is too high.

Bit 6 is set when DAC Linearity Test found a response length error.

Bit 7 is set when DAC Linearity Test found a FIFO full flag error.

Bit 8 is set when Token Out Test failed.

Bit 9 is set when I2C Test failed.

Bit 10 is set when I-V Curve failed.

Bit 11 is set when Time Stamp Buffer Test failed.

Bit 12 is set when Data Buffer Test failed.

Bit 13 is set when WBC Register Test failed.

Bit 14 is set when 1-5 pixels failed.

Bit 15 is set when 6-10 pixels failed.

Bit 16 is set when 11-20 pixels failed.

Bit 17 is set when >20 pixels failed.

The wafer testing program is reading analog cut values from a separate file. Currently we have implemented the following analog cuts:

- 1. Digital supply current 'after setup' must be within 5mA to 55mA.
- 2. Analog supply current 'after setup' must be within 5mA to 55mA.
- 3. DAC linearity deviation must be within +-1%.
- 4. Read out charge must be higher than 2200 ADC counts.

While the chips are tested, a couple of files are generated as follows:

- 1. Special .xml files with miscellaneous measurement values for data base storage (see doc 542).
- 2. One detailed report file per chip. This is a file resident on probe station's computer and it contains more information than is currently passed to data base.
- 3. One hex file per chip with raw binary data from tester hardware. This file can be loaded off line by the testing software if we want to apply different data analysis and or selection algorithms.
- 4. One special file intended for automatic ink dot placement. Currently the wafers are inked off line, after analyzing data and sorting tested chips in classes.
- 5. One report file for all chips tested on one wafer.

The last two files can be used offline by other software to analyze data, select chips in classes and provide appropriate information for bump bonding company.

2. Test steps and associated selection criteria

For more technical details related to each test see doc 329.

- 2.1. Interface board setup. Not applicable.
- 2.2. Measure misc. supply currents and voltages 'before setup'. Not applicable.

2.3. Download chip configuration. Not applicable.

But please note that we configure all pixels to be 'alive' (unmasked) while PSI approach is to configure all pixels to be 'killed' (masked).

2.4. Measure misc. supply currents and voltages 'after setup'.

Analog and digital currents are required to be within 5mA and 55mA. If outside these limits, the test is aborted and the chip is considered failed.

Bit 0 is set when digital supply current is too low.

Bit 1 is set when digital supply current is too high.

Bit 2 is set when analog supply current is too low.

Bit 3 is set when digital supply current is too high.

2.5. Token Out test.

This test checks the ROC response to a Token In. If no Ultra Black, Black and Last DAC are detected, the test is aborted and the chip is considered failed.

Bit 8 is set when Token Out Test failed.

2.6. I2C test.

This test checks the functionality of all 16 I2C addresses. If one or more of the I2C address is found not functional, the test is considered failed but the chip testing is continued.

Bit 9 is set when I2C Test failed.

2.7. I-V curve test for Vana DAC register.

This test seeks for a Vana register setting for which the analog power supply current of ROC is within 23mA and 25mA. All further tests are performed using this Vana setting. If Iana can't be squeezed inside the 23 to 25mA range, the test is considered failed but the chip testing is continued.

Bit 10 is set when I-V curve test failed.

2.8. DAC registers' linearity test.

The purpose of this test is to check the functionality of each DAC. To do that, the test writes five values to each DAC register and check the last DAC response. For an eight bit DAC the values written are hex 00, 40, 80, C0 and FF. For a four bit DAC the values written are hex 0, 4, 8, C and F. The last DAC responses are interpolated with a linear function. If the maximum deviation between the measured value and the linear fit is larger than +-1% the test is considered failed but the chip testing is continued.

Bit 4 is set when DAC Linearity Test negative deviation is too low.

Bit 5 is set when DAC Linearity Test positive deviation is too high.

Bit 6 is set when DAC Linearity Test found a response length error.

Bit 7 is set when DAC Linearity Test found a FIFO full flag error.

The following registers are excluded from this test, since usually the chip is losing functionality while the registers are scanned: voltage regulator registers Vdig and Vana, pixel readout register Vbiasbus and chip control register Ctrl.

There are three registers with a systematic higher nonlinearity: chip readout pulse height VIbias_PH, chip readout single ended output level VIbias_roc and temperature control register.

This test is not implemented by PSI.

2.9. Do Vcaldel and Vthcomp scan to find optimal values.

This is a new test we introduced with the aim to find, for each chip, the optimal settings of Vcaldel and Vthcomp registers. To find these settings, one pixel in the center of the pixel's array (column 26, row 40) is monitored when both registers are scanned between 0x20 and 0xA0 in steps of 0x08 as in the following test report example. The Vcal setting is fixed to 0x80.

**********	*****	****	*****
OptimizeVthcompVcaldel Te	st Report		
Vcaldel(Xaxis)=0x	20'	a0	08
Vthcomp(Yaxis)=0x	20	a0	08
X			
X			
III			
Vcaldel-optimal=0x68 deci Vthcomp-optimal=0x5F deci	mal 104		
vincomp-opilmal=uxor deci	mal 95		*****

Using the center of mass formulas, the optimum values are calculated. The two DACs are programmed with these values for all following tests.

2.10. Vcal and MaskTrim loop test for each of the 4160 pixels.

The purpose of this test is to check the functionality of each pixel. It is shortly described here just for the record. For more details please refer to previous reports. Each of the 4160 pixels' responses is measured in a double loop scan of Vcal and MaskTrim registers as follows:

1. Set the pixel mask bit '1' (pixel enabled) and pixel trim bits to a default value masktrimmin. Set the Vcal DAC register to a default value vcalmin. Set this pixel to calibrate via calibrate capacitor injection charge.

- 2. Start to increase Vcal in steps of vcalstep. Do chip readout at each step and check the result. If pixel responds with a hit, continue to step 3. If not loop on step 2 until the Vcal reaches the default vcalmax value and then continue to step 3.
- 3. Set Vcal to vcalmax and disable the pixel. Do chip readout and check the result.
- 4. Re-enable the pixel, set the Vcal to vcalmin, increment the trim bits with masktrimstep and jump back to step 2.
- 5. When trim bits reach masktrimmax this pixel exercise is complete. Execute clear calibration command and repeat the full test for a new pixel cell. Do this for all 4160 pixels.

This test is somehow different from the approach used at PSI. They do a similar but not identical trim sweep. Also, the other register involved in their test is not Vcal but Vthcomp.

A report example for this test looks like in following pictures.

The L1, L2, L3, L4, L5 and L6 represent the six analog levels used to encode the pixel's row and column address. The charge readout is Q. Both are represented in counts, after ADC conversion by the tester board. All measured pixels are included in this statistics. Then, after the pixel is qualified as good or defective, the same six analog levels are reported only on good pixels and separately for row and column addresses. Also the charge (Q), black, ultra black and pedestal levels (BK, UBK, PED) are reported as well as the interpolation line's slope, intercept and correlation (TVS, TVI, TVR2) for the Vcal vs. trim bits dependence. All the defective pixels are then listed, starting with first column and following a defect type encoding explained in previous reports. Finally, the total number of failed pixels is reported together with a pixel map of the chip.

```
Bit 14 is set when 1-5 pixels failed.
Bit 15 is set when 6-10 pixels failed.
Bit 16 is set when 11-20 pixels failed.
Bit 17 is set when >20 pixels failed.
```

```
Pixel Test Report
Pixel Test Setup Parameters
masktrimmin = 0x84
masktrimmax = 0x90
masktrimstep= 0x04
vcalmin = 0x40
vcalmax = 0xc0
vcalstep = 0x10
```

	BIH(mim)	BIM(max)	ADDRESS	CHARGE	WCAL	BASELINE	ULTRABLACK	BLA
1 2	8	15 31		0	0			
i	16 32	97	:	ä	ï		i	
	48	63	ě	ū	ö		ě	
	64	79		a	0			
	80	95		0	0			
	96 112	111 127					:	
	128	143		ő	ŏ	i		ä
	144	159	ě	ō	281	ő	ě	ō
1	168	175		0	4880	0		
2	176	191		0	5378			
3	192	207			2461			
5	2 86 224	223 239	:		257	ě	÷	
6	298	255	e .	o .	ő	ě	ě	
7	256	271		a	0			
17	1856	1871						
18	1872	1887	ŏ	ŏ	ŏ	ě	ě	
19	1888	1983	5358	0				
20	1984	1919	6719	0				
21	1928	1935						
22 23	1936 1952	1951	ä	i				
29	1968	1983	o .		o .	ē	ě	ě
25	1984	1999	a	a				
26	2080	2015	0	0				
27	2816	2031						
28 29	2032 2048	2047 2063						
30	2064	2079	344	i	ă	829	i	124
31	2080	2095	12876	ő	ö	11628	ě	1
32	2096	2111	22					
33	2112	2127						
34	2128	2143						
35 36	2199 2168	2159 2175	:	:	:	:	:	
37	2176	2191	i	i	i i	ī	i	ě
38	2192	2287	0					
39	2296	2223	0					
40	2224	2239		0	0			
41 42	2240 2256	2255 2271	11678					
43	2272	2287	356	i	ě	ě		
44	2288	2383	0	ŏ	ŏ	ě	i	ě
45	2384	2319	0					
46	2320	2335	0					
47	2336	2351						
48 49	2352 2368	2367 2383	:	:	:	:	:	
50	2384	2399	ä	i i	i	i	i	
51	2489	2415	o .	o .			ē	
52	2416	2431	0	1				
53	2432	2447	10485	2	0			
54	2448	2463	1090	22 87				
55 56	2464 2480	2479 2495	0	233	ě	š	:	
57	2496	2511	ő	657	ě	ě	i	
58	2512	2527	ű.	1415	ě .	ě	ě	ė
59	2528	2543		2487				
60	2544	2559	0	2935				
51 52	2568 2576	2575 2591	:	1399		8		8
43	2592	2687	ä	688	ě	ě	i	ě
44	26.08	2623	6856	242	ā	ē	ē	ě
65	2624	2639	1488	53				
66	2648	2655	a	5	0			
67	2656	2671	0	1	0			
68 69	2672 2688	2687 9789	0	0	0		:	
09 78	2784	2783 2719	ö	ő	ï	:	:	
71	2720	2735	ő	ě	ě	ě	ě	i
72	2736	2751	0			ě		
73	2752	2767	0	0				
74	2768	2783	745					
75	2784	2799 2815	5152 0					
FD	2.0 64	20015					and the same of th	

	LEV(min)	LEV(max)	RANGE	GAP
 L1	1887	1920	33	
L2	2063	2112	49	143
L3	2239	2288	49	127
 L4	2431	2464	33	143
 L5	2607	2640	33	143
L6	2767	2800	33	127
Q	2415	2672	257	121
 Param	AVERAGE	 MIN	MAX	ENTRI
 TUS	2.97	2	4	4138
TUI	150.05	128	186.67	4138
TUR2	0.93	0.87	1	4138
PED	2081	2079	2083	4138
		1385		
UBK	1388		1392	4138
BK O	2075	2071	2078	4138
Q	2551	2457	2645	4138
VCAL	174	155	203	4138
CLev1	1902	1897	1910	1740
RLev1	1906	1897	1916	2245
CLev2	2083	2078	2090	1748
RLev2	2086	2077	2096	2390
CLev3	2262	2256	2267	1596
RLev3	2265	2256	2275	2407
CLev4	2441	2436	2446	1598
RLev4	2444	2435	2453	2253
CLev5	2618	2612	2623	955
RLev5	2621	2613	2630	1793
CLev6	2785	2781	2789	639
RLevó	2788	2779	2796	1326
REPORTING DE	FECTIVE PIXELS	ON EACH COLUM	 1N	
	defective pix)W77N3,R0W78N3	, ROW8 0N2,
	l defective pix		NIO ONO	
	defective pix		มพช ยก 3 ,	
	l defective pix			
	l defective pix			
	l defective pix			
	l defective pix			
	l defective pix			
	1 defective pi			
COL13 found	1 defective pi	xels:ROW80N3,		
COL15 found	1 defective pi	xels:ROW80N3,		
	1 defective pi			
	1 defective pi			
	1 defective pi			
	1 defective pi			
	1 defective pi			
	1 defective pi			
	1 defective pi			
	<u>·</u>			
TOTAL NUMBER	R OF DEFECTIVE	PIXELS = 22 fr	om 4160	
				

Partial pixel map of chip 43_3 on wafer#5

The bottom line is that, after this test, each pixel is assigned an encoded error string. If the pixel is good, the error string attached is null. The conditions that make a pixel error code not null are listed below, with their alpha numeric encoding scheme where 'n' is an integer representing the masktrim setting loop number at which the condition failed.

Fn or FDn => Hardware error.

Cn => Column not found (data is missing).

Nn => Pixel is not responding to any Vcal (within vcalmin and vcalmax).

Mn0m => Pixel is responding with m hits, not only one hit. PSI calls this a noisy pixel.

Dn0m => Pixel responding when it is disabled ('masked' or 'killed').

LnC0, LnC1, LnA0, LnA1, LnA2 => Pixel has incorrect Column or Row address level.

On => Pixel charge is less than a predefined value.

2.11. Data buffer test.

This test checks the functionality of each double column's data buffer. The data buffer must be capable of retaining a maximum of 31 triggers, then it must reset on 32nd trigger.


Bit 12 is set when Data Buffer Test failed.

2.12. Time stamp buffer test.

This test checks the functionality of each double column's time stamp buffer. The implementation of this test follows PSI suggestions but it is, in our opinion, more comprehensive than their test procedure. The test is repeated for each double column. In a first step one good

pixels is searched for a given double column. Then a burst of 15 CAL pulses followed by a TRIG is sent to the chip and then the chip is readout and the response data length is checked. This sequence is repeated by moving the TRIG pulse such as to point to the first CAL of the burst, then to the second and so on. We must see in the readout just one hit in all these cases. When TRIG is pointing to the 13th CAL, where the time stamp buffer was reset, we must read out no hits at all. See also the following oscilloscope picture for TOKENIN, CONTROL and ANALOG_OUT signals. The distance between two CAL pulses in the burst is 7*CLK period.

It is worth to be outlined that, <u>because of the calibration pulse circuitry limitations inside</u> the chip, this test does not work properly at clock frequencies higher than 5MHz. This was confirmed by chip designers at PSI. All tests we are performing are done at 40MHz clock frequency, the only exception is this time stamp buffer test.



Bit 11 is set when Time Stamp Buffer Test failed.

2.13. WBC register test.

The implementation of this test follows PSI test procedure. This test is NOT repeated for each double column since the WBC register is only one general register in chip's architecture. In a first step one good pixels is searched anywhere inside the pixel array, starting with the first chip column and row. On that good pixel the test is repeated for the following 8 values of WBC: 0x08, 0x09, 0x0A, 0x0C 0x10, 0x20, 0x40, 0x80. For each of these WBC settings, the CAL pulse position is fixed and the TRIG position is loop through all values between 0x08 and 0xF8. When the distance between CAL and TRIG matches the WBC number, a hit must be readout. No hit should be present in all the other cases.

Bit 13 is set when WBC Register Test failed.

Conclusion

A summary list of on wafer tests performed on PSI46V2 chip and selection criteria was presented. With the exception of Vcaldel and Vthcomp optimization presented in paragraph 2.9 and the pixel charge test presented in paragraph 2.10 all the other tests and criteria presented were applied on wafers tested so far.

For in-depth details please check the documents listed in the Introduction section. In particular doc#606 presents the test results for all ROC wafers tested so far (wafers 3 to 9). For each wafer two files are reported in this document:

- 1. The first file is a *.jpg wafer map presenting chip location on wafer and their assignment to different pass/fail classes.
- 2. The second file is a text file listing the chips grouped in classes based on their analog levels.

These two files are currently used as guidelines for the bump bonding company.